Concurrent testing for timed event structures*

M.V. Andreeva, I.B. Virbitskaite

The intention of the paper is to extend the testing methodology to true concurrent models with a dense time domain. In particular, we develop three different semantics, based on interleaving, steps, and partial orders of actions, for testing equivalence in the setting of timed event structures. We study the relationship between these three approaches and show their discriminating power. Furthermore, when dealing with particular subclasses of the model under consideration, such as timed sequential and timed deterministic event structures, there is no difference between a more concrete and a more abstract approach.

1. Introduction

For the purpose of correctness analysis of systems, it is necessary to provide a number of equivalence notions in order to be able to choose the most suitable view of system behaviours. In concurrency theory, a variety of equivalences have been promoted, and the relationship between them has been quite well-understood (see, for example, [9, 10]).

Testing [8] is one of the major equivalences of concurrency theory. Testing equivalences and preorders are defined in terms of tests that processes may and must satisfy. Two processes are considered as testing equivalent, if there is no test that can distinguish them. A test is usually itself a process applied to a process by computing both together in parallel. A particular computation is considered to be successful if the test reaches a designated successful state, and the process guarantees the test if every computation is successful.

Recently, the demand for correctness analysis of real time systems, i.e. systems whose descriptions involve a quantitative notion of time, increases rapidly. Timed extensions of interleaving models have been investigated thoroughly in the last ten years. Various recipes on how to incorporate time in transition systems — the most prominent interleaving model — are, for example, described in [2, 14], whereas, the incorporation of real time into equivalence notions is less advanced. There are a few papers (see, for example, [5, 15, 17]), where decidability questions of time-sensitive equivalences are investigated in the setting of timed interleaving models.

*Partially supported by the Russian Foundation for Basic Research under (Grant N 03-01-00648).
In this paper, we seek to develop a framework for testing equivalences in the setting of a timed true concurrent model, to take into account the processes’ timing behaviour in addition to their degrees of relative concurrency and nondeterminism. In particular, we develop three different semantics, based on interleaving, steps, and partial orders of actions, for testing equivalence in the setting of event structures with the dense time domain. We also study the relationship between these three approaches and show their discriminating power. Furthermore, when dealing with particular subclasses of the model, such as timed sequential and timed nondeterministic processes, there is no difference between a more concrete and a more abstract approach. This line of research is sometimes referred to as comparative concurrency semantics.

There have been several motivations for this work. One has been the papers [1, 11] which have developed concurrent variants of testing in the setting of event structures. Another origin of this study has been the papers [7] and [15], which have treated timed interleaving testing for discrete time and dense time transition models, respectively. A next origin of this study has been given by the papers (see [5, 15, 17] among others), which have extensively studied time-sensitive equivalence notions for interleaving models. However, to our best knowledge, the literature on timed true concurrent models has hitherto lacked for such equivalences. In this regard, the papers [3, 13] is a welcome exception, where the decidability question of timed interleaving testing has been treated in the framework of timed event structures. Finally, another origin has been the papers where step based equivalences have been investigated in the framework of stochastic Petri nets with discrete time.

The rest of the paper is organized as follows. The basic notions concerning timed event structures are introduced in the next section. The definitions of three different semantics (sequences of actions, sequences of multisets, partial ordering of actions) of timed testing are given in Sections 3, 4, and 5, respectively. In the following section, we establish the interrelations between the equivalence notions in the setting of the model under consideration and some its subclasses. The conclusion can be found in Section 7.

2. Timed event structures

In this section, we introduce some basic notions and notations concerning timed event structures.

We first recall a notion of an event structure [18]. The main idea behind event structures is to view distributed computations as action occurrences, called events, together with a notion of causality dependency between events
Concurrent testing for timed event structures

(which is reasonably characterized via a partial order). Moreover, in order to model nondeterminism, there is a notion of conflicting (mutually incompatible) events. A labelling function records which action an event corresponds to. Let $\text{Act}$ be a finite set of actions.

**Definition 1.** A (labelled) event structure over $\text{Act}$ is a 4-tuple $S = (E, \leq, \# , l)$, where

- $E$ is a countable set of events;
- $\leq \subseteq E \times E$ is a partial order (the causality relation), satisfying the principle of finite causes: $\forall e \in E \Rightarrow \{e' \in E \mid e' \leq e\}$ is finite;
- $\# \subseteq E \times E$ is a symmetric and irreflexive relation (the conflict relation), satisfying the principle of conflict heredity: $\forall e, e', e'' \in E : e \# e' \leq e'' \Rightarrow e \# e''$;
- $l : E \rightarrow \text{Act}$ is a labelling function.

For an event structure $S = (E, \leq, \# , l)$, we define $\sim = (E \times E) \setminus (\leq \cup \leq^{-1} \cup \#)$ (the concurrency relation); for $e, f \in E$, we let $e \# f \iff e \# f \land (\forall e', f' \in E : e' \leq e \land f' \leq f \land e' \# f' \Rightarrow e' = e \land f' = f)$ (the immediate conflict). For $C \subseteq E$, the restriction of $S$ to $C$ is defined as $S[C] = (C, \leq \cap (C \times C), \# \cap (C \times C), l | C)$. We will use $O$ to denote the empty event structure ($\emptyset, \emptyset, \emptyset, \emptyset$).

Let $C \subseteq E$. Then $C$ is left-closed iff $\forall e, e' \in E : e \in C \land e' \leq e \Rightarrow e' \in C$; $C$ is conflict-free iff $\forall e, e' \in C : \neg(e \# e')$; $C$ is a configuration of $S$ if $C$ is left-closed and conflict-free. Let $C(S)$ denote the set of all finite configurations of $S$.

Next we present a model of timed event structures which are a timed extension of event structures by associating their events with timing constraints that indicate times of event occurrences with regard to a global clock. An execution of a timed event structure is a timed configuration that consists of the configuration and the timing function recording global time moments at which events occur and satisfies some additional requirements.

Before introducing the concept of a timed event structure, we need to define some auxiliary notations. Let $\mathbb{N}$ be the set of natural numbers, and $\mathbb{R}_0^+$ the set of nonnegative real numbers. Define the set of intervals: $\text{Interv} = \{ [d_1, d_2] \mid d_1, d_2 \in \mathbb{R}_0^+, d_1 \leq d_2 \}$.

We are now ready to introduce the concept of timed event structures.

**Definition 2.** A (labelled) timed event structure over $\text{Act}$ is a pair $TS = (S, D)$, where

- $S = (E, \leq, \#, l)$ is a (labelled) event structure over $\text{Act}$;
\( D : E \rightarrow \text{Interv} \) is a timing function such that \( e' \leq_S e \Rightarrow \min D(e') \leq \min D(e) \) and \( \max D(e') \leq \max D(e) \).

In a graphic representation of a timed event structure, the corresponding action labels and time intervals are drawn near to events. If no confusion arises, we will often use action labels rather than event identities to denote events. The \(<\)-relation is depicted by arcs (omitting those derivable by transitivity), and conflicts are also drawn (omitting those derivable by conflict heredity). Following these conventions, a trivial example of a labelled timed event structure is shown in Figure 1.

![Figure 1](image)

Timed event structures \( TS \) and \( TS' \) are isomorphic (denoted \( TS \simeq TS' \)), if there exists a bijection \( \varphi : E_{TS} \rightarrow E_{TS'} \) such that \( e \leq_{TS} e' \iff \varphi(e) \leq_{TS'} \varphi(e') \), \( e \#_{TS} e' \iff \varphi(e) \#_{TS'} \varphi(e') \), \( l_{TS}(e) = l_{TS'}(\varphi(e)) \), and \( D_{TS}(e) = D_{TS'}(\varphi(e)) \), for all \( e, e' \in E_{TS} \).

**Definition 3.** Let \( TS = (S, D) \) be a timed event structure, \( C \in \mathcal{C}(S) \), and \( T : C \rightarrow \mathbb{R}_+^+ \). Then \( TC = (C, T) \) is a **timed configuration** of \( TS \) iff the following conditions hold:

(i) \( \forall e \in C \cdot T(e) \in D(e) \);  
(ii) \( \forall e, e' \in C \cdot e \leq_{TS} e' \Rightarrow T(e) \leq T(e') \);  
(iii) \( \forall e \in (E \setminus C) \cdot \max D(e) \geq T(e') \) for all \( e' \in C \) or for some \( e' \in C \) s.t. \( e' \# e \).

Informally speaking, a timed configuration consisting of the configuration and the timing function recording global time moments at which events occur satisfies the following requirements:

(i) an event can occur at a time when its timing constraints are met;  
(ii) for all events \( e \) and \( e' \) occurred if \( e \) causally precedes \( e' \) then \( e \) should temporally precede \( e' \);  
(iii) occurrences of events should not temporally prevent other events to occur except the events whose conflicting events have occurred before the events had time to occur.
Note, the above definition of a timed configuration ensures that events once ready — i.e., all their causal predecessors have occurred and their timing constraints are satisfied — are forced to occur, provided they are not disabled by others events. Typically such events are timeout mechanisms that guard the occurrence time of other events in the sense that the events are prevented from happening after a particular time instant. The approach looks more suitable to model realistic systems (see [12] for more explanation).

The initial timed configuration of $TS$ is $T_{C_{TS}} = (\emptyset, 0)$. We use $TC(TS)$ to denote the set of finite timed configurations of $TS$.

To illustrate the concept, consider the set of possible timed configurations of the timed event structure $TS$ shown in Figure 1: $\{(\emptyset, 0), (e_1, T_1), (e_2, T_2), (e_3, T_3), (e_1, e_2, T_4) \mid T_1(e_1) \in [3,5]; T_2(e_3) \in [4,5]; T_3(e_1) \in [3,6], T_3(e_3) \in [4,5]; T_4(e_1) \in [3,5], T_4(e_2) \in [4,5], T_4(e_1) \leq T_4(e_2)\}$.

From now on, for $TC_1 = (C_1, T_1), TC_2 = (C_2, T_2) \in TC(TS)$ we will write $TC_1 \rightarrow TC_2$ iff $C_1 \subseteq C_2$, $T_2|_{C_1} = T_1$, and $\forall e \in C_1 \forall e' \in (C_2 \setminus C_1) \cdot T_1(e) \leq T_2(e')$.

### 3. Interleaving semantics

In this section, we define timed testing equivalences based on an interleaving observation on timed event structures.

For this purpose we need the following notation. Let $(Act, R_0^+) = \{(a, d) \mid a \in Act, d \in R_0^+\}$ be the set of timed actions.

In the interleaving semantics, a timed event structure progresses through a sequence of timed configurations by occurrences of timed actions. In a timed configuration $TC_1 = (C_1, T_1)$, the occurrence of a timed action $(a, d)$ leads to a timed configuration $TC_2 = (C_2, T_2)$ (denoted $TC_1 \xrightarrow{(a,d)} TC_2$), if $TC_1 \rightarrow TC_2, C_2 \setminus C_1 = \{e\}, l(e) = a$, and $T_2(e) = d$. The leading relation is extended to a sequence of timed actions from $(Act, R_0^+)^*$ as follows: $TC \xrightarrow{(a_1,d_1)} \ldots \xrightarrow{(a_n,d_n)} TC' \iff TC \xrightarrow{(a_1,d_1)\ldots(a_n,d_n)} TC'$. The set $L_4(TS) = \{w \in (Act, R_0^+)^* \mid TC_{TS} \xrightarrow{w} TC$ for some $TC \in TC(TS)\}$ is the ti-language of $TS$. As an illustration, consider the ti-language of the timed event structure $TS$ shown in Figure 1: $\{e, (a, d_1), (b, d_2), (a, d_3)(b, d_4), (b, d_5)(a, d_6) \mid d_1, d_3 \in [3,5], d_2, d_4, d_5 \in [4,5], d_6 \in [4,6], d_3 \leq d_4, d_5 \leq d_6\}$.

Testing equivalences [8] are defined in terms of tests which processes may and must satisfy. Two processes are considered testing equivalent if there is no test that can distinguish them. A test is usually itself a process applied to a process by computing both together in parallel. A particular computation is considered to be successful if the test reaches a designated successful state,
M. V. Andreeva, I. B. Virbitskaite

and the process guarantees the test if every computation is successful. However, following the papers [1, 6, 11], we use an alternative characterization of the timed testing concept from [3]. In interleaving semantics, a test consists of a timed word and a set of timed actions. A process passes this test if after every execution of the timed word the timed actions are inevitable next.

**Definition 4.** Let $TS$ and $TS'$ be timed event structures.

- For $w \in (\text{Act}, R_0^+)^*$ and $L \subseteq (\text{Act}, R_0^+)$, $TS$ **after** $w$ **MUST** $L$ iff for all $TC \in TC$ such that $TC_{TS} \xrightarrow{w} TC$ there exists an $(a, d) \in L$ and $TC' \in TC$ such that $TC \xrightarrow{(a,d)} TC'$;
- $TS$ and $TS'$ are **timed interleaving test equivalent** (denoted $TS \sim_{tit} TS'$) iff for all $w \in (\text{Act}, R_0^+)^*$ and for all $L \subseteq (\text{Act}, R_0^+)$ the following holds:

  $TS$ **after** $w$ **MUST** $L \iff TS'$ **after** $w$ **MUST** $L$.

As an illustration, consider the timed event structures shown in Figure 2. We have $TS_2 \sim_{tit} TS_3$ but $TS_1 \not\sim_{tit} TS_2$, because $TS_1$ **after** $(a,0)(b,1)$ **MUST** $\{c,2\}$ and $\neg(TS_2$ **after** $(a,0)(b,1)$ **MUST** $\{c,2\})$.

**Figure 2**

4. **Step semantics**

In this section, we define a step observation on timed event structures in order to develop timed step testing equivalences. Step semantics generalizes interleaving semantics by allowing timed actions to occur concurrently with themselves. We show that timed step semantics gives a more precise account of concurrency than the timed interleaving one.
Definition 5. Let $A$ be an arbitrary set. A finite multiset $M$ over $A$ is a function $M : A \rightarrow \mathbb{N}$ such that $|\{a \in A \mid M(a) > 0\}| < \infty$. Let $M^{Act}$ denote the set of finite nonempty multisets over $Act$. We use $(M^{Act}, R_0^+)$ to indicate the set of timed steps.

In the step semantics, timed configurations of a timed event structure change, if timed steps from $(M^{Act}, R_0^+)$ are executed. In a timed configuration $TC_1 = (C_1, T_1)$, the execution of a timed step $(A, d) \in (M^{Act}, R_0^+)$ leads to a timed configuration $TC_2 = (C_2, T_2)$ (denoted $TC_1 \xrightarrow{(A, d)} TC_2$), if $TC_1 \rightarrow TC_2$, $C_2 \setminus C_1 = X$, $\forall e, e' \in X \circ e \sim e'$, $l(X) = A$, $\forall e \in X \circ T_2(e) = d$, where $l(X)(a) = |\{e \in X \mid l(e) = a\}|$. The leading relation is extended to a sequence of timed steps from $(M^{Act}, R_0^+)^*$ as follows: $TC_1 \xrightarrow{(A_1, d_1)} \cdots \xrightarrow{(A_n, d_n)} TC' \iff TC_1 \xrightarrow{(A_1, d_1) \cdots (A_n, d_n)} TC'$. The set $L_{ts}(TS) = \{ w \in (M^{Act}, R_0^+)^* \mid TC_T \xrightarrow{w} TC \text{ for some } TC \in TC(TS) \}$ is the $ts$-language of $TS$. Considering the timed event structure $TS$ shown in Figure 1, we have $L_{ts}(TS) = \{ e, \{(a), d_1\}, \{(b), d_2\}, \{(a), d_3\}\{(b), d_4\}, \{(b), d_5\}\{(a), d_6\}, (\{a, b\}, d_2) \mid d_1, d_3 \in [3, 5], d_2, d_4, d_5 \in [4, 5], d_6 \in [4, 6], d_3 \leq d_4, d_5 \leq d_6 \}$.

We now come to a definition of timed step testing.

**Definition 5.** Let $TS$ and $TS'$ be timed event structures.

- For $w \in (M^{Act}, R_0^+)^*$ and $L \subseteq (Act, R_0^+)$, $TS$ after $w$ MUST $L$ iff for all $TC \in TC$ such that $TC_T \xrightarrow{w} TC$ there exists an $(a, d) \in L$ and $TC' \in TC$ such that $TC \xrightarrow{(a, d)} TC'$;

- $TS$ and $TS'$ are timed step test equivalent (denoted $TS \sim_{ts} TS'$) iff for all $w \in (M^{Act}, R_0^+)^*$ and for all $L \subseteq (Act, R_0^+)$ it holds that $TS$ after $w$ MUST $L \iff TS'$ after $w$ MUST $L$.

\[ (0, 1) a \# a (0, 1) \]
\[ (2, 3) b \# b (2, 3) \]
\[ (2, 4) \sim_{ts} \Diamond_{tpt} (2, 4) c \]

\[ \text{Figure 3} \]

To illustrate the concepts, consider the timed event structures shown in Figures 2 and 3. We have $TS_4 \sim_{ts} TS_5$, but $TS_2 \not\sim_{ts} TS_3$, because
TS_2 \text{ after } \{\{a, b\}, 1\} \text{ MUST } \{\{c, 2\}\} \text{ and } \neg (TS_3 \text{ after } \{\{a, b\}, 1\}) \text{ MUST } \{\{c, 2\}\}.

5. Partial order semantics

In this section, we consider some suggestions in order to define a timed testing notion based on partial orders which take into account causality between timed actions.

Define a timed partial order set as a timed event structure $TP = (STP = (E_{TP}, \leq_{TP}, \#_{TP}, l_{TP}), D_{TP})$ such that $\#_{TP} = \emptyset$ and $D_{TP} : E_{TP} \rightarrow \text{Points}$, where Points = $\{(d_1, d_2) \in \text{Interv} \mid d_1 = d_2\}$. Isomorphism classes of timed partial order sets are called timed pomsets.

We now consider leading relations of the form $TPT$, where $TP$ is a timed pomset. For $TC_1 = (C_1, T_1), TC_2 = (C_2, T_2) \in TC(TS)$, we shall write $TC_1 \xrightarrow{TPT} TC_2$, if $TC_1 \rightarrow TC_2$ and $TP$ is the isomorphism class of $(S_{TS}[\{C_2 \setminus C_1\}, T_2[\{C_2 \setminus C_1\}])$. The set $L_{tp}(TS) = \{TP \mid TC_{TS} \xrightarrow{TPT} TC$ for some $TC \in TC(TS)\}$ is the tp-language of TS. To illustrate the concept, we consider the tp-language of the timed event structure TS shown in Figure 1: $L_{tp}(TS) = \{(\emptyset, 0), [d_1,d_1] \xrightarrow{a, b} [d_2,d_2], [d_3,d_4] \xrightarrow{a} b \mid d_1, d_4 \in [3,5], d_2, d_5 \in [4,5], d_3 \in [3,6], d_4 \leq d_5\}$.

We are now ready to define partial order testing in the setting of the model under consideration.

**Definition 6.** Let TS and TS' be timed event structures.

- For a timed pomset $TP$ and $L \subseteq (\text{Act, R}_{\mathbb{R}}^+)\text{, }TS \text{ after } TP \text{ MUST } L$ iff for all $TC \in TC$ such that $TC_{TS} \xrightarrow{TPT} TC$ there exists an $(a, d) \in L$ and $TC' \in TC$ such that $TC \xrightarrow{(a,d)} TC'$;

- TS and TS' are timed pomset test equivalent (denoted $TS \sim_{tp} TS'$) iff for all timed pomsets $TP$ and for all $L \subseteq (\text{Act, R}_{\mathbb{R}}^+)\text{ it holds that }TS \text{ after } w \text{ MUST } L \iff TS' \text{ after } w \text{ MUST } L$.

Consider the timed event structures shown in Figures 3 and 4. We have $TS_6 \sim_{tp} TS_7$, but $TS_4 \not\sim_{tp} TS_5$, because $TS_4 \text{ after } [1,1] \xrightarrow{a} b \text{ MUST } \{\{c, 2\}\}$ and $\neg (TS_5 \text{ after } [1,1] \xrightarrow{a} b \text{ MUST } \{\{c, 2\}\})$. 

Concurrent testing for timed event structures

6. Comparison of the equivalences

The common framework used to define different observational equivalences allows us to study the relationships between the three induced semantics. The theorems we state are a step towards a better understanding of the relationships between interleaving, multisets, and partial order semantics. In particular, we will give the hierarchy for the equivalences and will establish that some of them coincide on particular subclasses of timed event structures.

**Theorem 1.** Let $TS$ and $TS'$ be timed event structures. Then

$$TS \sim_{tlt} TS' \Leftarrow TS \sim_{tal} TS' \Leftarrow TS \sim_{tpd} TS'.$$

**Proof.** Immediately follows from the definitions of the equivalences.

The timed event structures shown in Figures 2–4 show that the converse implications of the above theorem do not hold and that the three equivalences are all different.

Now one can ask the obvious question: what happens with all these equivalences if we restrict ourselves to some subclasses of the model under consideration. A timed event structure $TS$ is called *sequential*, if $\sim_{TS} = \emptyset$; $TS$ is *deterministic*, if for all $e, e' \in E_{TS}$ it holds that $e \sim_{S} e'$ or $e \#_{S} e' \Rightarrow l(e) \neq S l(e')$; $TS$ has *correct timing*, if for all $e, e' \in E_{TS}$ it holds that $e \sim_{S} e'$ or $e \#_{S} e' \Rightarrow D_{TS}(e) \cap D_{TS}(e') \neq \emptyset$.

The next theorem shows that if we only consider timed event structures which represent timed sequential processes, then all the three semantics coincide.

**Theorem 2.** Let $TS$ and $TS'$ are timed sequential event structures. Then

$$TS \sim_{tlt} TS' \Rightarrow TS \sim_{tal} TS' \Rightarrow TS \sim_{tpd} TS'.$$
Proof. We will show that $TS \sim_{tlt} TS'$ implies $TS \sim_{tpt} TS'$. Take an arbitrary timed pomset $TP = (E = \{e_1, \ldots, e_n\}, \leq, l, D) \ (n \geq 0)$ and $L \subseteq (Act, R^+_0)$ such that $TS$ after $TP$ MUST $L$. First, consider the case when $\sim_T P \neq \emptyset$. Since $TS'$ is a timed sequential event structure, it follows that $TP \not\in L_{tpt}(TS')$. This implies $TS'$ after $TP$ MUST $L$. Next, consider the case when $\sim_T P = \emptyset$, i.e., $\forall 0 \leq i \leq j \leq n \cdot e_i \leq e_j$. Since $TS$ is a sequential timed event structure, this implies that $TS$ after $w$ MUST $L$, where $w = (l_{TP}(e_1), D_{TP}(e_1)) \ldots (l_{TP}(e_n), D_{TP}(e_n))$. According to our assumption, we have $TS'$ after $w$ MUST $L$. Then $TS'$ after $TP$ MUST $L$, because $TS'$ is a timed sequential event structure.

An arbitrary choice of $TP$ and $L$ guarantees $TS \sim_{tpt} TS'$.

Theorem 3. Let $TS$ and $TS'$ be timed deterministic event structures. Then

(i) $TS \sim_{tlt} TS' \iff L_{tl}(TS) = L_{tl}(TS')$;

(ii) $TS \sim_{tst} TS' \iff L_{ts}(TS) = L_{ts}(TS')$;

(iii) $TS \sim_{tpt} TS' \iff L_{tp}(TS) = L_{tp}(TS')$.

Proof. We will consider the proof of the item (i) (the proofs of the remaining items are similar).

(⇒) Assume $TS \sim_{tlt} TS'$. Let $w \not\in L_{tl}(TS)$. Then $TS$ after $w$ MUST $L$ for all $L \subseteq (Act, R^+_0)$. This means that $TS'$ after $w$ MUST $L$ for all $L \subseteq (Act, R^+_0)$, according to our assumption. Hence, we have $w \not\in L_{tl}(TS')$. An arbitrary choice of $w$ guarantees $L_{tl}(TS) = L_{tl}(TS')$.

(⇐) We first show that for all $w = (a_1, d_1) \ldots (a_n, d_n) \in L_{tl}(TS) \ (n \geq 0)$, it holds that if $TC_{TS} \xrightarrow{w} TC = (C, T)$ and $TC_{TS} \xrightarrow{w} TC_1 = (C_1, T_1)$, then $TC_1 = TC$. We will prove by induction on $n$.

$n = 0$. Trivial.

$n > 0$. Let $w' = (a_1, d_1) \ldots (a_{n-1}, d_{n-1})$ and $w = w'(a_n, d_n)$. Then, according to the induction hypothesis, there exists only one $\overline{TC} = (\overline{C}, \overline{T}) \in TC(TS)$ such that $TC_{TS} \xrightarrow{w} \overline{TC}$. Hence, we have that $\overline{TC} \xrightarrow{(a_n, d_n)} TC$ and $\overline{TC} \xrightarrow{(a_n, d_n)} TC_1$. Take $e$ and $e_1$ such that $C = \overline{C} \cup \{e\}$ and $C_1 = \overline{C} \cup \{e_1\}$. Clearly, $l(e) = l(e_1) = a_n$. Consider all the possible relations between $e$ and $e_1$. If $e <_{TS} e_1$ (or $e >_{TS} e_1$), then $C_1 (C)$ is not a configuration. If $e \sim_T e_1$ or $e \#_{TS} e_1$, then we get a contradiction to the definition of a timed deterministic event structure having correct timing. Hence, we have $TC = TC_1$.

Further, take an arbitrary $L$ and $w$ such that $\neg (TS$ after $w$ MUST $L)$. According to Definition 3, there exists $TC \in TC(TS)$ such that $TC_{TS} \xrightarrow{w}$
TC, and for all \((a, d) \in L\) and \(TC' \in TC(TS)\) it holds that \(\neg(TC \xrightarrow{(a,d)} TC')\). This implies \(w \in L_{\ell}(TS)\), and according to our assumption we have \(w \in L_{\ell}(TS')\). Suppose the contrary, i.e., \(TS'\) after \(w\) MUST \(L\). Then, according to Definition 3, there exist \(TC', TC'' \in TC(TS')\) and \((a, d) \in L\) such that \(TC_{TS'} \xrightarrow{w} TC' \xrightarrow{(a,d)} TC''\). Consider \(w' \in L_{\ell}(TS')\) such that \(TC_{TS'} \xrightarrow{w'} TC''\). Since \(L_{\ell}(TS) = L_{\ell}(TS')\), \(w' \in L_{\ell}(TS)\). This means that \(TC \xrightarrow{(a,d)} TC''\) for some \(TC'' \in TC(TS)\), because \(TC\) is the unique timed configuration such that \(TC_{TS} \xrightarrow{w} TC\), as shown above. Hence, we get a contradiction to \(\neg(TS'\) after \(w\) MUST \(L\)). Thus, \(\neg(TS'\) after \(w\) MUST \(L\)). An arbitrary choice of \(w\) and \(L\) guarantees \(TS \sim_{\text{ts}} TS'\).

The theorem below establishes that if we only consider timed event structures having correct timing, then timed step and timed partial order semantics coincide.

**Theorem 4.** Let \(TS\) and \(TS'\) be timed deterministic event structures which have correct timing. Then

\[TS \sim_{\text{ts}} TS' \Rightarrow TS \sim_{\text{tp}} TS'.\]

**Proof.** Let \(TS = (S, D)\) and \(TS' = (S', D')\). Assume \(L_{\text{ts}}(TS) = L_{\text{ts}}(TS')\). According to Theorem 3, it is sufficient to show that \(L_{\text{tp}}(TS) = L_{\text{tp}}(TS')\).

Take an arbitrary timed pomset \(TP \in L_{\text{tp}}(TS)\) such that \(TC_{TS} \xrightarrow{TP} TC\). W.l.o.g. assume \(E_{TP} = \{e_1, \ldots, e_n\}\) \((n \geq 0)\) such that \(D_{TP}(e_i) \leq D_{TP}(e_j)\) for all \(1 \leq i < j \leq n\). Let \(i_{TP}(e_i) = a_i\) and \(D_{TP}(e_i) = d_i\) for all \(1 \leq i \leq n\). Then \(TC_{TS} = TC_0 \xrightarrow{(\{a_1,d_1\})} TC_1 \cdots TC_{n-1} \xrightarrow{(\{a_n,d_n\})} TC_n = TC\), where \(TC_i = (C_i, T_i)\) and \(C_j \setminus C_{j-1} = \{e_j\}\) for all \(0 \leq i \leq n\) and \(1 \leq j \leq n\). Since \(w = (\{a_1,d_1\}) \cdots (\{a_n,d_n\}) \in L_{\ell}(TS)\), \(w \in L_{\ell}(TS)\), according to the assumption. Hence, we have \(TC_{TS'} = TC_0 \xrightarrow{(\{a_1,d_1\})} TC'_1 \cdots TC'_{n-1} \xrightarrow{(\{a_n,d_n\})} TC'_n = TC'\), where \(TC'_i = (C'_i, T'_i)\) and \(C'_j \setminus C'_{j-1} = \{e'_j\}\) for all \(0 \leq i \leq n\) and \(1 \leq j \leq n\).

We will show that \((S[C_n, T_n]) \simeq (S'[C'_n, T'_n])\). Three cases are possible.

- \(n = 0\). Trivial.
- \(n = 1\). The result follows from the definition of a deterministic timed event structure.
- \(n > 1\). It suffices to show that \(e_i \sim_S e_j \iff e'_i \sim_S e'_j\) for all \(1 \leq i < j \leq n\).
  Suppose \(e_i \sim_S e_j\) for some \(1 \leq i < j \leq n\). W.l.o.g. assume \(j = i + 1\). Let us prove that \(e'_i \sim_S e'_j\).
  We will show that there exists \(\overline{TC}_{i+1} \in TC(TS)\) such that \(TC_{i-1} \xrightarrow{(\{a_i,a_{i+1}\},d)} \overline{TC}_{i+1}\) for some \(d \in R_i^j\). Take \(\overline{C}_{i+1} = C_{i+1}\). Further,
take $\tilde{T}_{i+1} : \tilde{C}_{i+1} \rightarrow \mathbb{R}^+_0$ such that $\tilde{T}_{i+1}|_{C_{i-1}} = T_{i-1}$ and $\tilde{T}_{i+1}(e_i) = \tilde{T}_{i+1}(e_j) = d$, where $d \in D(e_i) \cap D'(e_j)$ such that $d_i \leq d \leq d_j$ (the existence of $d$ is guaranteed by the definitions of a deterministic timed event structure having correct timing, the set $\text{Interv}$ and the relation $\rightarrow$ on timed configurations). We have to show that $\tilde{T}_{C_{i+1}}(\tilde{T}_{i+1}) = \tilde{T}_{C_{i+1}}(\tilde{T}_{i+1}) \in TC(TS)$. Since $TC_{i-1} \in TC(TS)$ and $d \in D(e_i) \cap D(e_j)$, the truth of item (i) of Definition 2 is obvious. Due to the facts that $TC_i \in TC(TS)$ and $d_i \leq d$, item (ii) of Definition 2 holds, by the definition of the relation $\rightarrow$ on timed configurations. Since $TC_{i+1} \in TC(TS)$ and $d \leq d_j$, it is straightforward to show the truth of item (iii) of Definition 2. According to the construction of $\tilde{T}_{C_{i+1}}$, it holds that $TC_{i-1} \xrightarrow{(e_i, e_j), d} \tilde{T}_{C_{i+1}}$. Hence, $w' = \{\{a_1\}, d_1\} \ldots \{\{a_{i-1}\}, d_{i-1}\}(\{a_i, a_j\}, d) \in Lts(TS)$.

Since $Lts(TS) = Lts(TS')$, then $w' \in Lts(TS')$. This implies that $TC'_{i-1} \xrightarrow{(e_i, e_j), d} \tilde{T}_{C'_{i+1}}$, because $TS'$ is a deterministic timed event structure (see the proof of Theorem 3). Thus, we have $e'_i \sim e'_j$.

We have shown that $(S[C, T] \simeq (S'[C', T')]$. Since $(S[C, T] \simeq TP$ it follows that $(S'[C', T')] \simeq TP$. This means that $TC_{TS'} \xrightarrow{TP} TC'$. So, we get $TP \in Ltp(TS')$. An arbitrary choice of $TP$ guarantees $Ltp(TS) = Ltp(TS')$.

The timed event structures in Figure 5 show that even for timed deterministic event structures having correct timing there is a difference between timed interleaving and timed partial order semantics: $TS_8 \sim_{tit} TS_9$, but $TS_8 \not\sim_{tst} TS_9$ because for $w = \{\{a, b\}, 1\}$ and $L = \emptyset$ we have $TS_9$ after $w$ MUST $L$ and $\neg(TS_8$ after $w$ MUST $L$).

![Figure 5](image-url)
7. Conclusion

In this paper, we have proposed a family of testing equivalences for timed event structures, a model aimed at an explicit representation of concurrency and time. In particular, we have given a flexible abstract mechanism based on the observational techniques studied in [8] which allows us to use timed event structures as the basis of three different approaches to the description of concurrent and real time systems. Apart from giving a concurrency preserving semantics, our approach has an additional advantage of providing a unified framework for the definition of different semantics induced on timed event structures by the equivalences and determines when one semantics is more appropriate than another. The results obtained show that interleaving, multisets and partial ordering semantics in general provide formal tools with an increasing power. Furthermore, when dealing with particular subclasses of the model such as timed sequential and timed nondeterministic processes, there is no difference between a more concrete or a more abstract approach.

References


